JC17 Rec'd PCT/PTO 2 4 MAY 2001 ATTORNEY'S DOCKET NUMBER

(1390 REV. 5-93) US DEPT. OF COMMERCE PATENT & TRADEMARK OFFICE

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE

109609 U.S. APPLICATION NO.

(if known, sec 37 C.F.R.1.5) 09/856627 (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371 INTERNATIONAL FILING DATE PRIORITY DATE CLAIMED INTERNATIONAL APPLICATION NO. September 29, 2000 October 1, 1999 PCT/JP00/06824 TITLE OF INVENTION INTERCONNECT SUBSTRATE, SEMICONDUCTOR DEVICE, METHODS OF FABRICATING, INSPECTING, AND MOUNTING THE SEMICONDUCTOR DEVICE, CIRCUIT BOARD, AND ELECTRONIC INSTRUMENT APPLICANT(S) FOR DO/EO/US Nobuaki HASHIMOTO Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information: This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than 3 delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1). C 全日の 第四日本 A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date. A copy of the International Application as filed (35 U.S.C. 371(c)(2)) is transmitted herewith (required only if not transmitted by the International Bureau). has been transmitted by the International Bureau. is not required, as the application was filed in the United States Receiving Office (RO/US) 6 3 40 A translation of the International Application into English (35 U.S.C. 371(c)(2)). Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)) • a. \square are transmitted herewith (required only if not transmitted by the International Bureau). have been transmitted by the International Bureau. have not been made; however, the time limit for making such amendments has NOT expired. bei have not been made and will not be made. A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)). Items 11, to 16, below concern other document(s) or information included: An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 12. X An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. \boxtimes 13 A FIRST preliminary amendment. A SECOND or SUBSEQUENT preliminary amendment. 14 A substitute specification. Entitlement to small entity status is hereby asserted. 15 16 Other items or information:

JC18 Rec'd PCT/PTO 2 4 MAY 2001

U.S. APPLICATION NO. C.F.R. 1.5	(if known, see 37	7 INTERNATIONAL APPLICATION PCT/JP00/06824		N NO.	NO. ATTORNEY'S DOCKET NUMBER 109609				
17. X The following fees are submitted:				CALCULATIONS		PTO USE ONLY			
Basic National fee (37 CFR 1.492(a)(1)-(5)):									
Search Report I	has been prepared by	the EPO or .	JPO\$860.00						
International preliminary examination fee paid to USPTO (37 CFR1.482)\$690.00									
No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2))									
Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO\$1,000.00									
International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4)\$ 100.00									
	ENTER APPROPRIA			\$860.00					
Surcharge of \$130.00 for furnishing the oath or declaration later than 2 0 1 30 months from the earliest claimed priority date (37 CFR 7492(e)).									
Claims	Number Filed	Number Extra	Rate						
Total Claims	20 - 20 =	0	X \$ 18.00	\$					
Independent Claims	3 - 3 =	0	X \$ 80.00	\$					
Multiple dependent claim(s)(if applicable) + \$270.00									
*	TOTAL OF	ABOVE CAI	CULATIONS =	\$860.00					
Reduction by 1/2 for filing by small entity, if applicable.									
SUBTOTAL =									
Processing fee of \$130.00 for furnishing the English translation later than \square 20 \square 30 month from the earliest claimed priority date (37 CFR +492(f)).									
TOTAL NATIONAL FEE =									
					Amount to be refunded	s			
					Charged	\$			
a. Check No. 119326 in the amount of \$860.00 to cover the above fees is enclosed. b. Please charge my Deposit Account No. in the amount of \$ to cover the above fees. A duplicate copy of this sheet is enclosed. c. The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment,									
to Deposit Account No. <u>15-0461</u> . A duplicate copy of this sheet is enclosed.									
NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.									
SEND ALL CORRESPONDENCE TO:									
OLIFF & BERRIDGE, PLC P.O. Box 19928									
Alexandria, Virginia 22320 NAME James A. Olift REGISTRATION NUMBER: 27,075									
/4200 Pau 40 00\		AME: Joel S EGISTRATIO	. Armstrong ON NUMBER: 3	86,430					

U.S. APPLICATION NO C.F.R. 1.5)	INTERNATIONAL APPLICATION NO. PCT/JP00/06824		N NO.	ATTORNEY'S DOCKET NUMBER 109609				
17. X The following				CALCULATIONS		PTO USE ONLY		
Basic National fee (37 CFR 1.492(a)(1)-(5)):								
Search Report has been prepared by the EPO or JPO \$860.00								
International preliminary examination fee paid to USPTO (37 CFR1.482)\$690.00								
No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2))								
Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO\$1,000.00								
International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4)\$ 100.00								
ENTER APPROPRIATE BASIC FEE AMOUNT =								
Surcharge of \$130.00 for furnishing the oath or declaration later than 20 \(\bigcap \) 30 months from the earliest claimed priority date (37 CFR \(\tau 42(e) \)).								
Claims	Number Filed	Number Extra	Rate					
Total Claims	20 - 20 =	0	X \$ 18.00	\$				
Independent Claims	3 - 3 =	0	X \$ 80.00	\$				
Multiple dependent cla	aim(s)(if applicable)		+ \$270.00	\$				
*	TOTAL OF	ABOVE CAL	CULATIONS =	\$860.00				
Reduction by 1/2 for filing by small entity, if applicable.								
SUBTOTAL =								
Processing fee of \$130.00 for furnishing the English translation later than \square 20 \square 30 month from the earliest claimed priority date (37 CFR 4.492(f)).								
TOTAL NATIONAL FEE =								
					Amount to be refunded	\$		
					Charged	\$		
a. Check No. 119326 in the amount of \$860.00 to cover the above fees is enclosed. b. Please charge my Deposit Account No. in the amount of \$								
OLIFF & BERRIOGE, PLC P. O. Box 19928 Alexandria, Virginia 22320 NAME: James A. Oliff REGISTRATION NUMBER: 27,075								
	NAME: Joel S. Armstrong REGISTRATION NUMBER: 36,430							

09/856627 JC18 Rec'd PCT/PTO 2 4 MAY 2001 PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Nobuaki HASHIMOTO

Application No.: US National Stage of PCT/JP00/06824

Filed: May 24, 2001 Docket No.: 109609

For: INTERCONNECT SUBSTRATE, SEMICONDUCTOR DEVICE, METHODS OF FABRICATING, INSPECTING, AND MOUNTING THE SEMICONDUCTOR

DEVICE, CIRCUIT BOARD, AND ELECTRONIC INSTRUMENT

PRELIMINARY AMENDMENT

Director of the U.S. Patent and Trademark Office

Washington, D. C. 20231

Sir:

Prior to initial examination, please amend the above-identified application as follows:

IN THE SPECIFICATION:

Page 6, lines 1-3, delete current paragraph and insert therefor:

(15) In this semiconductor device, the interconnect substrate may be used as the substrate.

IN THE CLAIMS:

Please replace claims 10-12 and 16-20 as follows:

 (Amended) The interconnect substrate as defined in claim 7, wherein a plurality of holes are formed in the end parts.

- (Amended) The interconnect substrate as defined in claim 1, wherein the second portion continuously extends from the first portion.
- 12. (Amended) The interconnect substrate as defined in claim 1, wherein the second portion is separated from the first portion; and wherein the first and second portions are connected by the interconnect pattern.
- (Amended) A circuit board over which is mounted the semiconductor device as defined in claim 13.
- (Amended) An electronic instrument provided with the semiconductor device as defined in claim 13.
- 18. (Amended) A method of fabricating a semiconductor device, comprising the steps of: mounting at least one semiconductor chip over the interconnect substrate as defined in claim 1; and superposing the second portion on the first portion of the interconnect substrate.
- 19. (Amended) A method of inspecting a semiconductor device, comprising the steps of: positioning the semiconductor device as defined in claim 13 by using a plurality of end parts as positioning references; and inspecting electrical characteristics of the semiconductor device.
- 20. (Amended) A method of mounting a semiconductor device comprising the steps of: positioning the semiconductor device as defined in claim 13 by using a plurality of end parts as positioning references; and mounting the semiconductor device on a circuit heard.

REMARKS

Claims 1-20 are pending. Claims 10-12 and 16-20 are amended to eliminate multiple dependencies. Prompt and favorable consideration on the merits is respectfully requested.

The attached Appendix includes marked-up copies of each rewritten claim (37 C.F.R.

1.121(c)(ii)).

Respectfully submitted,

James A. Oliff Registration No. 27,075

Joel S. Armstrong Registration No. 36,430

JAO:JSA/zmc Attached: APPENDIX Date: May 24, 2001

OLIFF & BERRIDGE, PLC P.O. Box 19928 Alexandria, Virginia 22320 Telephone: (703) 836-6400 DEPOSIT ACCOUNT USE AUTHORIZATION Please grant any extension necessary for entry; Charge any fee due to our Deposit Account No. 15-0461

APPENDIX

Changes to Specification:

The following is a marked-up version of the amended paragraph:

Page 6, line 1-3:

(15) In this semiconductor device, the interconnect substrate as defined in any one of claims 1 to 10-may be used as the substrate.

Changes to Claims:

The following are marked-up versions of the amended claims:

- 10. (Amended) The interconnect substrate as defined in claim 7½, wherein a plurality of holes are formed in the end parts.
- 11. (Amended) The interconnect substrate as defined in claim lany one of claims
 1-to 10, wherein the second portion continuously extends from the first portion.
- 12. (Amended) The interconnect substrate as defined in <u>claim lany one of claims</u>
 1-to-10, wherein the second portion is separated from the first portion; and wherein the first and second portions are connected by the interconnect pattern.
- (Amended) A circuit board over which is mounted the semiconductor device as defined in claim 13-or-14.
- (Amended) An electronic instrument provided with the semiconductor device as defined in claim 13-or 14.
- 18. (Amended) A method of fabricating a semiconductor device, comprising the steps of: mounting at least one semiconductor chip over the interconnect substrate as defined in claim lany one of claims 1 to 10; and superposing the second portion on the first portion of the interconnect substrate.

- 19. (Amended) A method of inspecting a semiconductor device, comprising the steps of: positioning the semiconductor device as defined in claim 13 or 14 by using a plurality of end parts as positioning references; and inspecting electrical characteristics of the semiconductor device.
- 20. (Amended) A method of mounting a semiconductor device comprising the steps of: positioning the semiconductor device as defined in claim 13-or-14 by using a plurality of end parts as positioning references; and mounting the semiconductor device on a circuit board.

25

JC18 Rec'd PCT/PTO 2 4 MAY 2001

INTERCONNECT SUBSTRATE, SEMICONDUCTOR DEVICE, METHODS OF FABRICATING, INSPECTING, AND MOUNTING THE SEMICONDUCTOR DEVICE,

CIRCUIT BOARD, AND ELECTRONIC INSTRUMENT

5 TECHNICAL FIELD

The present invention relates to an interconnect substrate, a semiconductor device, methods of fabricating, inspecting, and mounting the semiconductor device, a circuit board, and an electronic instrument.

BACKGROUND ART

Packages having a structure in which a first portion of a substrate equipped with a semiconductor chip is bent and bonded to a second portion of the substrate provided with external terminals, or in which a first substrate equipped with a semiconductor chip is bonded to a second substrate provided with the external terminals have been developed. Since these packages enable the area of the substrate to be increased while reducing the planar size, the degree of freedom relating to the design of the interconnect pattern increases. Therefore, a stacked structure in which a number of semiconductor chips are superposed one on top of the other can be easily formed.

However, it is difficult to bend and superpose a substrate accurately at a desired position. It is also difficult to bond a plurality of substrates at a precise position. The package shapes may differ from each other since part of a substrate projects from a portion having external terminals when bending

5

and superposing a substrate. In such a case, relative positions of package outline and external terminals may differ from each other, so that the positioning of external terminals with reference to the package outline.

DISCLOSURE OF THE INVENTION

The present invention has been achieved to solve this problem. An objective of the present invention is to provide an interconnect substrate enabling easy positioning, a semiconductor device, methods of fabricating, inspecting, and mounting the semiconductor device, a circuit board, and an electronic instrument.

- (1) According to the present invention, there is provided an interconnect substrate over which an interconnect pattern is formed, comprising:
 - a first portion; and
- a second portion to be superposed on the first portion, wherein the first portion has an end part as a positioning reference; and
- 20 wherein the second portion has a shape so as to be superposed on the first portion except the end part.

Note that the superposed second portion is not always in contact with the first portion. According to the present invention, the second portion has a shape so as to be superposed on the first portion except the end part which is a positioning reference. Therefore, if the second portion is superposed on the first portion, the interconnect substrate can be positioned

by using the end part of the first portion as the positioning reference.

(2) In this interconnect substrate, the end part as the positioning reference may include two edges which are perpendicular to each other.

This enables to determine positions by using these two edges.

(3) In this interconnect substrate, the first portion may comprise a rectangular body section and a projected section which extends from at least one edge of the body section and includes the end part.

This enables to determine positions by using the projected section or the two edges of the projected section.

(4) In this interconnect substrate, the projected section may be a region determined by:

an edge which is a boundary between the projected section and the body section;

- a first edge which is perpendicular to the edge as a boundary; and
- 20 a second top edge which is parallel to the edge as a boundary,

wherein the end part as a positioning reference may include the first and second edges

(5) In this interconnect substrate, the body section of the first portion may include an edge having no projected section; and the second portion may be disposed adjacent to the edge having no projected section.

25

- (6) In this interconnect substrate, the second portion may have a depressed section facing the projected section of the first portion.
- (7) In this interconnect substrate, the first portion may have a plurality of the end parts as positioning references; and at least one of the end parts may be formed from an area in the body section other than an area from which the projected section extends.
 - (8) In this interconnect substrate, the first portion may be larger than the second portion; and the two edges which are perpendicular to each other may form a corner section of the first portion.
 - (9) In this interconnect substrate, the first portion may have a depressed end part including the two edges which are perpendicular to each other and have an right angle.
 - (10) In this interconnect substrate, a plurality of holes may be formed in the end parts.
 - (11) In this interconnect substrate, the second portion may continuously extend from the first portion.
 - (12) In this interconnect substrate, the second portion may be separated from the first portion; and the first and second portions may be connected by the interconnect pattern.

Since the first and second portions are separated, the substrate can be easily bent or folded in the region between the first and second portions.

(13) According to the present invention, there is provided a semiconductor device comprising: at least one

2.5

5

semiconductor chip; and

a substrate which has a first portion and a second portion to be superposed on the first portion, and on which the semiconductor chip is mounted.

wherein the first portion includes an end part as a positioning reference; and

wherein the second portion has a shape which avoids being superposed on the end part of the first portion.

Note that the superposed second portion is not always in contact with the first portion. According to the present invention, the second portion has a shape which avoids being superposed on the end part as a positioning reference. Therefore, if the second portion is superposed on the first portion, the interconnect substrate can be positioned by using the end part of the first portion as the positioning reference.

(14) In this semiconductor device, a plurality of external terminals may be provided in the first portion.

According to this configuration, the relative positions between the end part as a positioning reference in the first portion and the external terminals are fixed, therefore the positioning of the external terminals can be easily done by using the end part as a positioning reference. If the electrical characteristics of the semiconductor device are inspected, it is sufficient to put the semiconductor device into a socket. Moreover, rate of defectives due to mispositioning of the external terminals can be reduced when mounting the semiconductor device on a circuit board.

25

- (15) In this semiconductor device, the interconnect substrate as defined in any one of claims 1 to 10 may be used as the substrate.
- (16) Over a circuit board according to the present invention the above-described semiconductor device is mounted.
 - (17) An electronic instrument according to the present invention is provided with the above-described semiconductor device.
 - (18) According to the present invention, there is provided a method of fabricating a semiconductor device, comprising the steps of:

mounting at least one semiconductor chip over the interconnect substrate as defined in any one of claims 1 to 10; and

superposing the second portion on the first portion of the interconnect substrate.

Note that the superposed second portion is not always in contact with the first portion. According to the present invention, the second portion has a shape to be superposed on the first portion except the end part as the positioning reference. According to the semiconductor device obtained in this manner, if the second portion is superposed on the first portion, the positioning of the interconnect substrate can be done by using the end part of the first portion as the positioning reference.

(19) According to the present invention, there is provided a method of inspecting a semiconductor device

5

comprising the steps of:

positioning the above-described semiconductor device by
using a plurality of end parts as positioning references; and
inspecting electrical characteristics of the
semiconductor device

According to the present invention, the positioning and inspection can be done by using the end parts of the first portion as the positioning reference.

(20) According to the present invention, there is provided a method of mounting a semiconductor device, comprising the steps of:

positioning the above-described semiconductor device by using a plurality of end parts as positioning references; and mounting the semiconductor device on a circuit board.

According to the present invention, the positioning for the mounting can be easily done by using the end parts of the first portion as the positioning references.

BRIEF DESCRIPTION OF THE DRAWINGS

20 Figure 1 is illustrative of a method of fabricating a semiconductor device according to a first embodiment of the present invention.

Figure 2 is illustrative of a semiconductor device and methods of inspecting and mounting a semiconductor device according to the first embodiment to which the present invention.

Figure 3 shows a circuit board equipped with the

semiconductor device according to the first embodiment of the present invention.

Figure 4 is illustrative of a method of fabricating a semiconductor device according to a second embodiment of the present invention.

Figure 5 is illustrative of a semiconductor device and methods of inspecting and mounting a semiconductor device according to second embodiment of the present invention.

Figure 6 is illustrative of a semiconductor device according to a modification of the second embodiment of the present invention.

Figure 7 shows a semiconductor device according to a third embodiment of the present invention.

Figure 8 is illustrative of a semiconductor device and methods of inspecting and mounting the semiconductor device according to a fourth embodiment of the present invention.

Figure 9 is illustrative of a semiconductor device according to a fifth embodiment of the present invention.

Figure 10 shows various electronic instruments equipped
with the semiconductor device fabricated in accordance with the
method of the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

Embodiments of the present invention are described below 25 with reference to the drawings.

First Embodiment

25

Figure 1 is a view illustrating a method of fabricating a semiconductor device according to a first embodiment to which the present invention is applied. Figure 2 is a view illustrating a semiconductor device according to the present embodiment and a method for inspecting or mounting the semiconductor device. Figure 3 is a view showing a circuit board equipped with the semiconductor device according to the present embodiment.

Substrate

A substrate 10 shown in Figure 1 is used in the semiconductor device according to the present embodiment. substrate 10 is used as an interposer for mounting at least one (plurality in Figure 1) of semiconductor chips 40 and 42. The material for the substrate 10 may be any organic or inorganic material or a composite structure of these materials. examples of the substrate 10 formed using an organic material, a two-layer or three-layer flexible substrate formed of a polyimide resin and the like can be given. It is preferable to use a flexible substrate in the case of bending the substrate 10. As the flexible substrate, a substrate called an FPC (Flexible Printed Circuit), a substrate called a glass epoxy tape, or a tape substrate used in TAB (Tape Automated Bonding) technology may be used. As examples of the substrate 10 formed using an inorganic material, a ceramic substrate, a glass substrate, and the like can be given. As examples of a substrate formed of a composite structure of organic and inorganic

25

5

materials, a glass epoxy substrate and the like can be given.

These substrates may be multilayer substrates or built-up substrates.

An interconnect pattern 12 is formed on one edge of the substrate 10. The interconnect pattern 12 may be formed using a conductive material such as copper. The interconnect pattern 12 is preferably plated with solder, tin, gold, nickel, or a composite material of these. The substrate 10 with the interconnect pattern 12 formed thereon may be called an interconnect substrate.

The interconnect pattern 12 may be bonded to the substrate 10 through an adhesive (not shown), thereby forming a three-layer substrate. The interconnect pattern 12 may be formed on the substrate 10 without using an adhesive, thereby forming a two-layer substrate. The interconnect pattern 12 is preferably covered with a protective layer such as resist (not shown) in the area excluding the electrical connections such as land sections.

The substrate 10 includes a first portion 14 and a second portion 16. The second portion 16 is superposed on the first portion 14, as shown in Figure 2. Specifically, the second portion 16 is superposed on the first portion 14 by bending or folding the substrate 10 in the region between the first and second portions 14 and 16. The first and second portions 14 and 16 may be separated but connected by the interconnect pattern 12. An example of the latter case is described in the next embodiment. Although the first and second portions 14 and

25

5

16 come into contact with each other and have an overlapping section, these portions may not be in contact with each other.

The first portion 14 includes a rectangular body section 17 and at least one (plurality in Figure 1) projected section 18. The projected sections 18 are formed so as to extend from the edge of the body section 17. In the example shown in Figure 1, the projected sections 18 are formed so as to extend from one edge (virtual edge) of the rectangular body section 17 in a direction perpendicular thereto. However, the projected sections 18 may be formed so as to extend in a direction other than the perpendicular. In Figure 1, assuming that the region of the first portion 14 continuously formed with the second portion 16 with the same width is the body section 17, the projected sections 18 are formed on the two parallel edges (top and bottom edges in Figure 1) of the rectangular body section 17. A projected section 20 is formed from the region consisting of the two projected sections 18 and the body section 17 in a direction opposite to the second portion 16.

The projected sections 18 have a top edge 22 parallel to one edge of the body section 17 and edges 24 extending from the edge of the body section 17 in a direction perpendicular thereto. Specifically, the edges 22 and 24 are perpendicular to each other. The projected section 20 has an edge 26 parallel to one edge of the body section 17 and edges 28 extending from the edge of the body section 17 in a direction perpendicular thereto. The edges 26 and 28 are perpendicular to each other. Lines extending from the edge 22 of the projected section 18 and the

2.5

5

edge 26 of the projected section 20 are perpendicular to each other.

The edge 24 of the projected section 18 and the edge 28 of the projected section 20 form a concave end part 30. The angle formed by the edge 24 and the edge 28 is a right angle.

The end part including the edges 22 and 24 of the projected section 18, the end part including the edges 26 and 28 of the projected section 20, the end part including the edges 24 and 28 of the projected sections 18 and 20, or the end part including the edges 22 and 26 of the projected sections 18 and 20 becomes a positioning reference. Specifically, among the two edges 22 and 24 perpendicular to each other, the two edges 24 and 28 perpendicular to each other, the two edges 24 and 28 perpendicular to each other, and the two edges 22 and 26 perpendicular to each other, at least one pair of two edges becomes the positioning reference.

Since relative positions of the positioning references and the external terminals are fixed, the accurate position of the external terminals can be easily determined from the outline of the substrate including the positioning references when inspecting or mounting the semiconductor device described later.

A plurality of external terminals 44 is provided on the first portion 14. At least one semiconductor chip 42 may be mounted on the first portion 14. The mounting type of the semiconductor chip 42 is described later in the description of the semiconductor device.

25

5

The second portion 16 is shaped so as to be superposed on the first portion 14 in the area other than the above-described end parts which become the positioning references. In the example shown in Figure 1, the second portion 16 has a shape similar to that of the region of the first portion 14 excluding the projected sections 18 and 20. Since the second portion 16 has such a shape, the second portion 16 does not overlap the end parts of the first portion 14 which become the positioning references when superposing the second portion 16 on the first portion 14, as shown in Figure 2.

The second portion 16 is disposed adjacent to the body section 17 which is defined in the description of the projected sections 18 of the first portion 14 in the area other than the projected sections 18. In the example shown in Figure 1, the second portion 16 is continuously and integrally formed with the first portion 14. A slit (not shown) may be formed between the first and second portions 14 and 16. The substrate 10 can be easily bent or folded in the region between the first and second portions 14 and 16 by forming a slit.

At least one semiconductor chip 40 is mounted on the second portion 16. The mounting type of the semiconductor chip 40 is described later in the description of the semiconductor device.

Note that the above-described body section 17 is only an example and the definition of the body section is not limited thereto. In Figure 1, assuming that the region of the first portion 14 continuously formed with the second portion 16 with

25

5

the same width (region including the projected section 20) is the body section, the projected sections 18 are formed on two parallel edges (top and bottom edges in Figure 1) of the body section. Assuming that the region including the two projected sections 18 and the region connecting these projected sections 18 with the same width as the projected sections 18 is the body section, the projected section 20 is formed on the body section in a direction opposite to the second portion 16. In both cases, each of the projected sections 18 and 20 extends from one edge of the rectangular body section so as to have a width smaller than the length of the edge (virtual edge) of the body section.

The body section may be referred to as a rectangular section surrounded by the projected sections 18 and 20 (body section 17, for example) irrespective of the width of the second portion 16.

Fabrication Method for Semiconductor Device

In the method of fabricating the semiconductor device according to the present embodiment, at least one of the semiconductor chips 40 and 42 is mounted on the substrate 10. For example, the semiconductor chip 42 is mounted on the first portion 14 of the substrate 10 and the semiconductor chip 40 is mounted on the second portion 16. This step is carried out while allowing the substrate 10 to extend without bending.

The second portion 16 is then superposed on the first portion 14. For example, the second portion 16 is superposed on the first portion 14 by bending or folding the substrate 10

25

in the region between the first and second portions 14 and 16.

The method may include a step of providing a plurality of external terminals 44 (see Figure 3). For example, the external terminals 44 are formed through through-holes 11 formed in the substrate 10 so as to project from the edge of the substrate opposite to the edge on which the interconnect pattern 12 is formed. The external terminals 44 may be formed using solder or the like. Balls may be formed due to surface tension by melting solder provided in the through-holes 11. The through-holes 11 may be filled with a conductive material and solder balls may be placed on the conductive material. In addition, the inner surface of the through-holes 11 may be plated.

In this case, the positions of the through-holes 11 correspond to the positions at which the external terminals are formed. Therefore, the positioning references of the substrate and the positions for the external terminals can be determined more accurately by stamping the positioning references and the through-holes 11 in the same step using a die when fabricating the substrate. In the case where the positioning references and the through-holes 11 cannot be formed in the same step, positioning reference holes may be simultaneously formed with the through-holes 11, and the positioning references of the substrate may be formed based on the positioning reference holes.

Semiconductor Device

25

Figure 3 is a view showing the semiconductor device according to the present embodiment. The semiconductor device includes the substrate 10 and at least one of the semiconductor chips 40 and 42. The substrate 10 is the same as described above.

A plurality of through-holes 11 is formed in the substrate 10. The through-holes 11 are used to connect a plurality of external terminals 44 to the interconnect pattern 12. The external terminals 44 projecting from the edge of the substrate 10 opposite to the edge on which the interconnect pattern 12 is formed can be electrically connected to the interconnect pattern 12 through the through-holes 11. For example, in the case where the interconnect pattern 12 extends over the through-holes 11, the external terminals 44 can be provided on the interconnect pattern 12 through the through-holes 11.

The external terminals 44 are formed using solder or the like. Balls may be formed due to surface tension by melting solder with which the through-holes 11 are filled. Solder balls may be placed on a conductive material provided in the through-holes 11. The inner surfaces of the through-holes 11 may be plated.

The interconnect pattern 12 formed to extend over the through-holes 11 may be bent into the through-holes 11 and used as an external terminal. For example, part of the interconnect pattern 12 may be pushed into the through-holes 11 using a die or the like, thereby causing the interconnect pattern 12 to project as an external terminal from the edge of the substrate

25

5

10 opposite to the edge on which the interconnect pattern 12 is formed. Instead of positively forming the external terminals, the external terminals may be formed using solder cream applied to a motherboard when mounting the semiconductor device on the motherboard due to surface tension during melting. This semiconductor device is a land grid array semiconductor device in which land sections for forming the external terminals are formed on the edge to be mounted on a circuit board.

The semiconductor chips 40 and 42 are stacked by bending the substrate 10, as shown in Figure 3. This enables the semiconductor device to be miniaturized. It is preferable that the semiconductor chips 40 and 42 be bonded using an adhesive 46 or the like or secured by a mechanical method.

In the present embodiment, the semiconductor chips 40 and 42 are bonded to the interconnect pattern 12 by using an anisotropic conductive film 32. The mounting type of the semiconductor chip 40 is not particularly limited. In the case of applying face down bonding, the semiconductor chip 40 is mounted on the interconnect pattern 12. Electrodes (preferably bumps) of the semiconductor chip 40 are bonded to the interconnect pattern 12. The electrodes may be bonded using an anisotropic conductive adhesive or conductive resin paste (resin containing silver paste) other than the anisotropic conductive film 32. The electrodes (preferably bumps) may be bonded to the interconnect pattern 12 by using a metal junction such as Au-Au, Au-Sn, or solder, or the shrinkage force of an insulating resin. Face up mounting using wire bonding or TAB

2.5

mounting technique by connecting fingers may also be applied.

Part of the interconnect pattern 12 formed on the first portion 14 and part of the pattern formed on the second portion 16 may be mirror-symmetrical or have the same shape. This enables design data and a mask used when forming the interconnect pattern 12 on the substrate 10 to be commonly used, thereby reducing the initial cost for fabricating the interconnect substrate.

In the present embodiment, the substrate 10 is bent, with the edge on which the semiconductor chips 40 and 42 are mounted being the inner edge. The substrate 10 is bent in the area between the two semiconductor chips 40 and 42. As shown in Figure 2, the second portion 16 is superposed on the first portion 14 of the substrate 10 so as not to overlap the projected sections 18 and 20. Therefore, the semiconductor device can be easily positioned by utilizing at least two edges which are perpendicular to each other among the edges 22, 24, 26, and 28 of the projected sections 18 and 20.

In the case where the interconnect pattern 12 is partly mirror-symmetrical on the first and second portions 14 and 16, the semiconductor chips 40 and 42 may have a mirror-symmetrical circuit structure. In the case where the interconnect pattern 12 partly has the same shape on the first and second portions 14 and 16, the semiconductor chips 40 and 42 may have the same circuit structure.

In the case where the semiconductor chips 40 and 42 have a mirror-symmetrical circuit structure or the same circuit

25

5

structure, each element can be electrically connected from the same external terminals 44. In the case where the semiconductor chips 40 and 42 are memories, address terminals and data terminals are easily shared using the same external terminal 44.

For example, in the case where the semiconductor chips 40 and 42 are memories, information can be read out from or written into memory cells of each memory at the same address from the same external terminal 44. A plurality of (two, for example) semiconductor chips can be separately controlled using the same external terminal arrangement by separating the semiconductor chips 40 and 42 merely by the connection of a chip-select terminal.

According to the present embodiment, a semiconductor device with a stacked structure can be fabricated using a cheap single-edged substrate, whereby cost can be reduced. The description given in the present embodiment may be applied to other embodiments to a large extent.

In the present embodiment, a semiconductor device having external terminals is described. Part of the substrate may be extended and the external connection may be established therefrom. Part of the substrate may be used as leads for connectors, or connectors may be mounted on the substrate. In addition, the interconnect pattern of the substrate may be connected to other electronic instruments.

Inspecting Method for Semiconductor Device

25

Figure 2 is a view illustrating a method of inspecting the semiconductor device according to the present embodiment. The semiconductor device according to the present embodiment is designed so as to be positioned by utilizing the projected sections 18 and 20 of the first portion 14 of the substrate 10, as described above. Therefore, the electrical characteristics of the semiconductor device can be easily inspected by putting the semiconductor device into a socket (not shown).

In the example shown in Figure 2, the socket (not shown) has guides 50, 52, and 54. The guides 50 and 52 engage with the projected sections 18, and the guide 54 engages with the projected section 20. The socket may have pins 56 in addition to or in place of the guides 50, 52, and 54. The pins 56 come in contact with the two depressed sections 30 formed by the projected section 20 and the projected sections 18 (formed by the edges 24 and 28 which are perpendicular to each other).

The positioning of the semiconductor device 1 can be easily carried out by allowing two edges which are perpendicular to each other among the edges 22, 24, 26, and 28 of the projected sections 18 and 20 to engage with at least one of the guides 50, 52, and 54 or the pair of pins 56. The guides 50, 52, and 54 need not be concave as shown in Figure 2 insofar as the guides can secure at least two edges. As shown in Figure 2, at least two pins 56 may be used as the guides. Since the area for establishing electrical connection with the inedge of the semiconductor device 1 such as the external terminals 44 and the position of a probe or socket can be determined in this manner,

the semiconductor device 1 can be inspected using the probe or

Mounting Method for Semiconductor Device and Circuit Board

Figure 3 is a view showing a circuit board equipped with the semiconductor device according to the present embodiment. In Figure 3, the semiconductor device 1 is mounted on a circuit board 2. A glass epoxy substrate or the like is generally used as the circuit board 2. Interconnect pattern 3 is formed on the circuit board 2 by using copper or the like so as to form a desired circuit. Electrical conductivity between the semiconductor device 1 and the circuit board 2 is established by connecting the interconnect pattern 3 to the external terminals of the semiconductor device 1.

The semiconductor device 1 can be easily positioned in the same manner as described for the inspecting method for the semiconductor device. Therefore, a portion for establishing electrical connection such as the external terminals 44 can be bonded to the interconnect pattern 3 of the circuit board 2 with 20 high accuracy, whereby the occurrence of failure due to mispositioning can be reduced. Specifically, relative positions between the components (including the external terminals 44) and the above-described positioning structure in a plan view is accurately determined, the external terminals 25 44 can be accurately bonded to the interconnect pattern 3 by making a mounting device for the semiconductor device such as a chip mounter recognize the positioning structure.

2.5

The present invention is not limited to the above embodiment and various modifications are possible. Other embodiments are described below.

5 Second Embodiment

Figure 4 is a view illustrating a method of fabricating a semiconductor device according to a second embodiment to which the present invention is applied. Figure 5 is a view illustrating a semiconductor device according to the present embodiment and a method for inspecting or mounting the semiconductor device. Figure 6 is a view illustrating a method of fabricating a semiconductor device according to a modification example of the present embodiment.

In the present embodiment, a substrate 60 shown in Figure 4 is used. Interconnect pattern 62 is formed on the substrate 60. The substrate 60 has first and second portions 64 and 66. The first and second portions 64 and 66 are formed separately but connected by the interconnect pattern 62. The interconnect pattern 62 is preferably insulated by applying flexible resist thereon.

The first portion 64 has a projected section 68 which extends from one edge (virtual edge) of a rectangular body section in a direction perpendicular thereto and has a width smaller than the length of the edge of the body section. An edge 72 at the top of the projected section 68 and an edge 74 extending in a direction perpendicular to the edge of the body section intersect at right angles. Therefore, the positioning

2.5

5

of the external terminals 80 and other components such as an inspection device or interconnect pattern 3 (see Figure 3) can be easily done at the time of inspecting or mounting the semiconductor device by using the projected section 68, specifically, the edges 72 and 74 of the projected section 68 perpendicular to each other. A plurality of end parts which form the edges 72 and 74 becomes positioning references.

The second portion 66 has a depressed section 70 with a shape avoiding the projected section 68 of the first portion 64. The depressed section 70 is disposed so as to face the projected section 68. Specifically, the projected section 68 is disposed inedge the depressed section 70. Therefore, the second portion 66 is shaped so as to be superposed on the first portion 64 in the area other than the end parts (end part which forms the edges 72 and 74 or projected section 68) which become the positioning references. Not only the first portion 64 but also the second portion 66 may be used as the positioning references.

The description of the substrate 10 in the first embodiment is applicable to other structures of the substrate 60.

In the method of fabricating the semiconductor device according to the present embodiment, at least one of semiconductor chips 76 and 78 is mounted on the substrate 60. For example, the semiconductor chip 78 is mounted on the first portion 64 of the substrate 60 and the semiconductor chip 76 is mounted on the second portion 66. This step is carried out

5

while allowing the substrate 60 to extend without bending.

The second portion 66 is then superposed on the first portion 64. In the present embodiment, since the first and second portions 64 and 66 are separated, the second portion 66 is superposed on the first portion 64 by bending or folding the interconnect pattern 62.

The method may include a step of providing a plurality of external terminals 80. The description of the external terminals 44 in the first embodiment is applicable to the details of the external terminals 80.

According to the semiconductor device fabricated in this manner, the projected section 68 is formed on the first portion 64 and the second portion 66 is superposed on the first portion 64 in the area other than the projected section 68, as shown in Figure 5. Therefore, the semiconductor device can be easily positioned using the projected section 68. For example, the semiconductor device can be positioned by allowing a guide 82 to engage with the projected section 68. The description in the first embodiment is applicable to the details therefor.

According to the present embodiment, since the semiconductor device can be easily positioned, the inspecting and mounting steps of the semiconductor device can be performed with high accuracy. The description in the first embodiment is applicable to the details thereof.

As a modification example of the present embodiment, the first portion 64 may have at least one end part for the positioning reference, the one end part extending from an area

5

in the rectangular body section other than an area from which the projected section 68 extends. Specifically, the first portion 64 has a plurality of end parts which become the positioning references, wherein at least one end part is formed by the projected section 68 and at least one other end part is formed from the area other than the area from which the projected section 68 is formed. In the example shown in Figure 6, the end part for the positioning reference, which is formed from the area other than the area from which the projected section 68 is formed, is formed by edges 82 and 84 which form the outline of the first portion 64. The edges 82 and 84 extend so as to be perpendicular to each other.

As indicated by the dash-double-dotted line shown in Figure 6, the first portion 64 may be shaped so that all edges of the body section except for the projected section 68 (three edges) are located outedge the second portion 66 when superposing the second portion 66. The first portion 64 may be shaped so that two adjacent edges of the body section except for the projected section 68 are present outedge the second portion 66. This enables the position of the semiconductor device to be recognized two-dimensionally with ease when inspecting or mounting the semiconductor device using at least two adjacent edges of the first portion 64 as the references.

The semiconductor device may be positioned by allowing
the end part to engage with a guide such as a socket, or by
recognizing the edges 82 and 84 of the first portion 64 as images
using a camera or the like. The positioning of the

semiconductor device by image recognition is applicable to other embodiments. Positioning accuracy of the semiconductor device may be further improved by using the end part including the edges 82 and 84 which are perpendicular to each other, and using a plurality of end parts or the projected section 68 including the edges 72 and 74.

Third Embodiment

Figure 7 is a view showing a semiconductor device according to a third embodiment to which the present invention is applied. This semiconductor device includes a substrate 90 having first and second portions 92 and 94. The first and second portions 92 and 94 are stacked. The first and second portions 92 and 94 may be formed either continuously and integrally or separately. The details thereof are described in the first and second embodiments. At least one semiconductor chip (not shown) is provided between the first and second portions 92 and 94. External terminals (not shown) may be provided on the first portion 92.

In the present embodiment, a plurality of holes 96 is formed on the first portion 92. A plurality of end parts for forming the holes 96 becomes the positioning references of the semiconductor device. Specifically, the semiconductor device can be easily positioned by inserting pins or the like into the holes 96.

The second portion 94 is designed so that the second portion 94 is superposed on the first portion 92 in the area

2.5

other than the holes 96 on the first portion 92 (or end parts for forming the holes). In the example shown in Figure 7, notches are formed on the second portion 94 corresponding to the regions of the first portion 92 in which the holes 96 are formed.

In the present embodiment, since the semiconductor device has a plurality of end parts (end parts in which the holes 96 are formed) which become the positioning references, the external terminals (not shown) can be accurately inspected using the inspection device, or mounted on the interconnect pattern 3 (see Figure 3) using the end parts at the time of inspecting or mounting the semiconductor device. If sections (corner of the substrate, projected section, depressed section, and the like) which can be distinguished from their appearance are formed on the first portion 92 instead of the holes 96, these sections can be used as the positioning references.

Fourth Embodiment

Figure 8 is a view showing a semiconductor device according to a fourth embodiment to which the present invention is applied. This semiconductor device includes a substrate 100 having first and second portions 102 and 104. The first and second portions 102 and 104 are stacked. The first and second portions 102 and 104 may be continuously and integrally formed. In the example shown in Figure 8, the first and second portions 102 and 104 are separated but connected by the interconnect pattern 106. The details thereof are described in the first

25

5

and second embodiments. At least one semiconductor chip (not shown) is provided between the first and second portions 102 and 104. External terminals (not shown) may be provided on the first portion 102.

In the present embodiment, the first portion 102 is larger than the second portion 104. Two edges 108 and 110 among the edges which forms the outline of the first portion 102 extend to be perpendicular to each other. The edges 108 and 110 which are perpendicular to each other may form a corner section of the first portion 102. End parts including the edges 108 and 110 which are perpendicular to each other function as the positioning references for the semiconductor device by engaging the end parts with a guide 112 such as a socket.

Since the second portion 104 is smaller than the first portion 102, the second portion 104 is shaped so as to be superposed on the first portion 102 in the area other than the end parts which become the positioning references.

According to the present embodiment, the external terminals (not shown) can be accurately inspected using the inspection device or mounted on the interconnect pattern 3 (see Figure 3) when inspecting or mounting the semiconductor device by using the edges 108 and 110 which are perpendicular to each other among the edges which forms the outline of the first portion 102 or by using end parts including these edges.

In the present embodiment, the first portion described in the second embodiment may be formed and used as the positioning structure.

2.5

5

Fifth Embodiment

Figure 9 is a view showing a semiconductor device according to a fifth embodiment to which the present invention is applied. In the above embodiments, the substrate having the first and second portions are described. The substrate may have a third portion and other portions. A substrate 120 used in the semiconductor device according to the present embodiment includes first to third portions 122, 124, and 126. The description given in the above embodiments is applicable to the first and second portions 122 and 124. Semiconductor chips 130 and 132 are mounted on the first and second portions 122 and 124. In this case, at least one of the semiconductor chips 130 and 132 is mounted in at least either the first portion 122 or the second portion 124.

In the example shown in Figure 9, the third portion 126 of the substrate 120 extends from the second portion 124. The third portion 126 may extend from the first portion 122. The third portion 126 is shape so as to be superposed on the first portion 122 in the area other than the end parts of the first portion 122 which become the positioning references in the same manner as the second portion 124. Specifically, the third portion 126 has the same structure as the second portion 124. The description given in the above embodiments is applicable to the structure of the first and second portions 122 and 124. The description given in the above embodiments is applicable to the structure of the external terminals 44 and the like.

2.5

5

According to the present embodiment, in addition to the effects described in the above embodiments, a semiconductor device equipped with an increased number of semiconductor chips can be fabricated.

Figure 10 shows a notebook-type personal computer 200 and a portable telephone 300 as examples of an electronic instrument equipped with the semiconductor device to which the present invention is applied.

In the above-described embodiments, a built-up substrate or a multi-layer substrate may be used as the substrate insofar as the total cost does not increase.

Note that the "semiconductor chip" that is a structural component of the present invention could be replaced by an "electronic element," and electronic elements (either active elements or passive elements) can be mounted on a substrate to fabricate an electronic component, in a manner similar to that of semiconductor chips. Examples of electronic components fabricated by using such electronic elements include optical elements, resistors, capacitors, coils, oscillators, filters, temperature sensors, thermistors, varistors, variable resistors, or fuses, by way of example.

All of the above-described embodiments may be applied to a semiconductor device (or mounted module) in which semiconductor chips and other electronic elements are mounted on a substrate in combination.

In the above-described embodiments, an example in which the substrate is layered by bending the substrate is described.

The present invention is not limited to this and is applicable to all methods for layering the substrates. In the case of layering the substrates, upper and lower substrates may be electrically connected using bumps or connectors. In this case, the above-described positioning structure may be formed only

on the substrate on which the external terminals are formed (lower substrate) or the substrate layered on the lower substrate. The present invention may be applied to all embodiments other than the case of bending the substrate.

CLAIMS

- An interconnect substrate over which an interconnect pattern is formed, comprising:
- 5 a first portion; and

a second portion to be superposed on the first portion,

wherein the first portion has an end part as a positioning reference: and

wherein the second portion has a shape so as to be superposed on the first portion except the end part.

- The interconnect substrate as defined in claim 1, wherein the end part as the positioning reference includes two edges which are perpendicular to each other.
- 3. The interconnect substrate as defined in claim 1, wherein the first portion comprises a rectangular body section and a projected section which extends from at least one edge of the body section and includes the end part.
- 4. The interconnect substrate as defined in claim 3, wherein the projected section is a region determined by: an edge which is a boundary between the projected section and the body section;
- 25 a first edge which is perpendicular to the edge as a boundary; and
 - a second top edge which is parallel to the edge as a

boundary,

wherein the end part as a positioning reference includes the first and second edges.

5 5. The interconnect substrate as defined in claim 4.

wherein the body section of the first portion includes an edge having no projected section; and

wherein the second portion is disposed adjacent to the edge having no projected section.

6. The interconnect substrate as defined in claim 4, wherein the second portion has a depressed section facing the projected section of the first portion.

The interconnect substrate as defined in claim 6,
 wherein the first portion has a plurality of the end parts

wherein at least one of the end parts is formed from an area in the body section other than an area from which the

8. The interconnect substrate as defined in claim 2,

as positioning references; and

projected section extends.

wherein the first portion is larger than the second $\label{eq:portion}$ portion; and

25 wherein the two edges which are perpendicular to each other form a corner section of the first portion. 9. The interconnect substrate as defined in claim 2, wherein the first portion has a depressed end part including the two edges which are perpendicular to each other

5

and have an right angle.

- 10. The interconnect substrate as defined in claim 1, wherein a plurality of holes are formed in the end parts.
- 11. The interconnect substrate as defined in any one of claims 1 to 10.

wherein the second portion continuously extends from the first portion.

12. The interconnect substrate as defined in any one of claims 1 to 10, $\,$

wherein the second portion is separated from the first portion; and

wherein the first and second portions are connected by the interconnect pattern.

20

25

13. A semiconductor device comprising:

at least one semiconductor chip; and

a substrate which has a first portion and a second portion to be superposed on the first portion, and on which the semiconductor chip is mounted.

wherein the first portion includes an end part as a positioning reference; and

wherein the second portion has a shape which avoids being superposed over the end part of the first portion.

- 14. The semiconductor device as defined in claim 13,
- 5 wherein a plurality of external terminals are provided in the first portion.
 - 15. The semiconductor device as defined in claim 13, wherein the interconnect substrate as defined in any one of claims 1 to 10 is used as the substrate.
 - 16. A circuit board over which is mounted the semiconductor device as defined in claim 13 or 14.
 - 17. An electronic instrument provided with the semiconductor device as defined in claim 13 or 14.
 - 18. A method of fabricating a semiconductor device, comprising the steps of:
- 20 mounting at least one semiconductor chip over the interconnect substrate as defined in any one of claims 1 to 10; and

superposing the second portion on the first portion of the interconnect substrate.

19. A method of inspecting a semiconductor device, comprising the steps of: positioning the semiconductor device as defined in claim
13 or 14 by using a plurality of end parts as positioning
references; and

inspecting electrical characteristics of the semiconductor device.

20. A method of mounting a semiconductor device comprising the steps of:

positioning the semiconductor device as defined in claim

13 or 14 by using a plurality of end parts as positioning
references; and

mounting the semiconductor device on a circuit board.

ABSTRACT

A semiconductor device comprising a substrate (10). An interconnect pattern (12) is formed over the substrate (10), and the substrate (10) has a first portion (14) and a second portion (16) to be superposed on the first portion (14). The first portion (14) has edges (22), (24), (26) and (28) as positioning references. The second portion (16) has a shape to be superposed over the first portion (14) except the edges (22), (24), (26) and (28).



FIG. 1 20-(44

FIG. 2




FIG. 3




FIG. 4






FIG. 5



4 / 7

FIG. 6








FIG. 8




FIG. 9





FIG. 10





Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項文は265条(b)項に基金下記の、米国以外の国の少なくとも1ヶ国本部の ている特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出際についての外国整先権をこに主張するとともに、優先権を主張している、本出版の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、私しています。

真実であり、かつ私が入手した情報と私の信じるところに基づく

表明が全て真実であると信じていること、さらに故意になされた

虚偽の表明及びそれと同等の行為は米国法典第18編第1001

条に基づき、罰金または拘禁、もしくはその両方により処罰され

ること、そしてそのような故意による虚偽の声明を行なえば、出

願した、又は既に許可された特許の有効性が失われることを認識

し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's cartificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

		•	nat of the application on which
Prior Foreign Application(s) 外国での先行出願			Priority Not Claimed 優先権主張なし
11-281424(P)	Japan	01/October/1999	
(Number)	(Country)	(Day/Month/Year Filed)	
(番号)	(国名)	(出願年月日)	
(Number)	(Country)	(Day/Month/Year Filed)	
(番号)	(国名)	(出願年月日)	
私は、第 35 編米国法典 119 条 (e) 項に基いて下記の米国特許出職規定に記載された権利をここに主張いたします。		I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.	
(Application No.) (出願番号)	(Filing Date) (出願日)	(Application No.) (出願番号)	(Filing Date) (出願日)
私は下記の米国法典第35編120条に基いて下記の米国特 許出願に記載された権利、又は米国を指定している特許協力条約 365条(の)に基づ核和を正こに主張します。また、本出願の 各請求範囲の内容が米国法典第35編112条第1項以は特許協 力条約で規定された方法で先行する米国特許出版「同所されてい ない限り、その千年国出願請登出日以降で本出願書の日本国内 または特許協力条約国際提出日までの別間中に入手された、連邦 規則法典第37編1条65項で鑑者に大時背解的の無に関す る重要な情報について関示義務があることを認識しています。		I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability, as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application:	
PCT/JP00/06824	29/September/2000	Per	ding
(Application No.) (出顧番号)	(Filing Date) (出願日)		Pending, Abandoned) (、係属中、放棄済)
(Application No.)	(Filing Date)	(Status: Patented, I	Pending, Abandoned)
(出願番号)	(出願日)		、係属中、放棄済)
	て本宣言書中で私が行なう表明が	I hereby declare that all stat	ements made herein of my own

knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may

imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

Japanese Language Declaration

(日本語官言書)

委任状: 私は、下記の発明者として、本出願に関する一切の手 POWER OF ATTORNEY: As a named inventor, I hereby appoint 続きを米特許商標局に対して遂行する弁理士または代理人とし the following attorney(s) and/or agent(s) to prosecute this て、下記の者を指名いたします。(弁護士、または代理人の氏名 application and transact all business in the Patent and Trademark 及び登録番号を明記のこと) Office connected therewith. (list name and registration number) James A. Oliff, (Reg. 27,075) James A. Oliff. (Reg. 27.075) William P. Berridge, (Reg. 30,024) William P. Berridge, (Reg. 30,024) Kirk M. Hudson, (Reg. 27,562) Kirk M. Hudson, (Reg. 27,562) Thomas J. Pardini. (Reg. 30.411) Thomas J. Pardini, (Reg. 30,411) Edward P. Walker, (Reg. 31,450) Edward P. Walker, (Reg. 31,450) Robert A. Miller, (Reg. 32,771) Robert A. Miller, (Reg. 32,771) Mario A. Costantino, (Reg. 33,565) Mario A. Costantino, (Reg. 33,565) Caroline D. Dennison, (Reg.34,494) Caroline D. Dennison, (Reg.34,494) 書類送付先: Send Correspondence to: OLIFF & BERRIDGE, PLC OLIFF & BERRIDGE, PLC P.O. Box 19928 P.O. Box 19928 Alexandria, Virginia 22320 Alexandria, Virginia 22320 直接電話連絡先: (名前及び電話番号) Direct Telephone Calls to: (name and telephone number) OLIFF & BERRIDGE, PLC OLIFF & BERRIDGE, PLC (703) 836-6400 (703) 836-6400 唯一または第一発明者名 Full name of sole or first inventor 橋元伸晃 Nobuaki HASHIMOTO 発明者の署名 Inventor's signatur 日本国 Suwa 国籍 Citizenship 日本 Japan Post Office Address 392-8502 日本国長野県諏訪市大和3丁目3番5号 c/o Seiko Epson Corporation セイコーエプソン株式会社内 3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan 第二共同発明者 Full name of second joint inventor, if any 第二共同発明者の署名 日付 Second inventor's signature Date 住所 Residence 日本国 Japan 国籍 Citizenship 私書箱 Post Office Address (Supply similar information and signature for third and subsequent (第三以降の共同発明者についても同様に記載し、署名をするこ

SOUTH

と)



joint inventors.)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

Seiko Epson Ref. No.: F005226US00

Attorney's Ref. No.:

Declaration and Power of Attorney For Patent Application

特許出願官宣書及75季任状

Japanese Language Declaration			
日本語宣言書			
下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:		
私の住所、私書箱、国籍は、下記の私の氏名の後に記載された 通りです。	My residence, post office address and citizenship are as stated next to my name.		
下記の名称の発明に関して請求範囲に記載され、特許出願して いる発明内容について、私が最初かつ唯一の発明者(下記の氏名 が一つの場合)もしくは最初かつ共同発明者であると(下記の名 称が複数の場合)信じています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled		
配線基板、半導体装置並びにその製造、検査及び実装方法、回 路基板並びに電子機器	INTERCONNECT SUBSTRATE, SEMICONDUCTOR DEVICE, METHODS OF FABRICATING, INSPECTING, AND MOUNTING THE SEMICONDUCTOR DEVICE, CIRCUIT BOARD, AND ELECTRONIC INSTRUMENT		
上記発明の明細書 (下記の欄で×印がついていない場合は、本書に添付) は、	the specification of which is attached hereto unless the following box is checked:		
	was filed onas United States Application Number or PCT International Application Number and was amended on (if applicable).		
私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容 を理解していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.		
私は、連邦規則法典第37編第1条56項に定義されるとおり、 特許資格の有無について重要な情報を開示する義務があることを 認めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.58.		
Page Lof 3			

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office. Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents and Trademarks. Washington. DC 20231.